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Parameter variations have a great
impact on maximum clock frequency. Design-
ers set a processor’s clock frequency to allow for
the worst-case critical-path delay plus a safety
margin. This process, known as guardbanding,
is necessary because delays are not constant:
Variations in process, voltage, temperature, and
input values (PVTI) all contribute to the worst-
case critical-path delay. To ensure correctness,
designers must sum up the circuit-related
worst-case delay and a safety margin for each
PVTI element and then include this PVTI-
related delay in the worst-case delay calcula-
tion. PVTI-related variability increases with
technology scaling, especially beyond 90 nm, so
safety margins are becoming an important path
delay component.1 That is, designers must
make the clock cycle time much longer than
actual delays to guarantee correctness.
Increased variability in the newer process
technologies also has a serious cost implica-
tion: Companies must discard more low-per-
formance parts, which increases costs and
decreases total revenues. Moreover, PVTI vari-
ations are chieﬂy responsible for leakage cur-
rent ﬂuctuations, which can vary by as much
as a factor of 20 across dies.1 In the future,
excessive leakage currents and resulting
extreme temperatures could phase out the
standard burn-in test, necessitating alterna-
tive approaches to identifying infant mortal-
ity in manufactured processors.2
Thus, by affecting yield, increasing variabil-
ity is becoming a reliability concern. The 2004
International Technology Roadmap for Semi-
conductors (http://www.itrs.net) identiﬁed vari-
ability as a key design challenge. The annual
report identiﬁes future challenges to IC perfor-
mance and has been an excellent predictor of
possible problem areas—for example, leakage.
If alternative strategies are not developed,
extreme device and circuit variability could stall
the beneﬁts of technology scaling. At Intel, with-
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variations that account for a large percentage of
the minimum (hold) and maximum (setup)
delay margins at the 130-nm technology node.
The microarchitectural trend toward mul-
ticore processors will also contribute to the
impact of variation in future processor
designs. The projected beneﬁt of a multicore
design is that, in contrast to a uniprocessor
design, it can achieve equivalent throughput
with lower supply voltage (VDD) and frequen-
cy. However, as VDD scales relative to transis-
tor threshold voltage (VTH), the sensitivity of
circuit delays to transistor parameter varia-
tions ampliﬁes signiﬁcantly. Thus, the impact
of variations will increase as VDD scales down.
In view of this growing threat, system
design must take variability into account at
all levels, including the microarchitecture, to
keep pace with performance scaling. In this
article, we present an overview of this prob-
lem and review variation-tolerant circuit and
microarchitectural design approaches. 
Introduction to variations
Figure 1 presents a general classiﬁcation of
the parameter variations we discuss in this arti-
cle. Most process variations are static and stem
from equipment processing. Environmental
variations change with a part’s use and
workload.
Process variations
Die-to-die ﬂuctuations (from lot to lot and
wafer to wafer) result from factors such as pro-
cessing temperature and equipment proper-
ties.3 Conversely, within-die variations result
from factors such as nondeterministic place-
ment of dopant atoms and channel length
variation across a single die. Traditionally, die-
to-die ﬂuctuations were the main concern in
CMOS digital circuit design.4 However, with-
in-die variations have become important as
well, and their impact on frequency and
power is becoming more pronounced.3,5
Process dimensions have scaled by 30 per-
cent each generation, resulting in a twofold
increase in density and continuous improve-
ment in transistor performance. However,
future scaling will exacerbate process varia-
tion. This variability has several manufactur-
ing-related causes. For example, process
features printed today are smaller than the
wavelength of light used to expose the mask,
resulting in increased variability.
Classiﬁcation
We classify process variations according to
several characteristics:
• source—polishing, lithography, resist,
etching, and doping;
• granularity—lot-to-lot or within-lot,
wafer-to-wafer or within-wafer, and die-
to-die or within-die;
• manifestation—random or systematic;
• design parameter—gate length, width,
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Figure 1. Parameter variations. 
• aging—static or dynamic.
Source. Variations that come from chemical
mechanical polishing variations can be traced
back to nonuniform layout density. The chip’s
denser sections slow the polishing process. As
a result, the dielectric in those sections is more
highly polished than less dense sections, lead-
ing to differences in dielectric thickness across
the die as great as thousands of angstroms. 
As feature size has shrunk, variability due
to lithography-related issues has become more
pronounced. However, moving below the cur-
rent 193-nm lithography wavelength won’t
solve the problem. A significant number of
lithography-related variability problems stem
from the stepper. The step-and-repeat process
exposes each region of the wafer at different
times. The wafer stepper holds the wafer and
aligns the optics with each site. After each
exposure, the stepper mechanism moves the
equipment to the next site. Stepper lens heat-
ing, uneven lens focusing, and related aberra-
tions cause variability. 
After exposure, the wafer is coated with liq-
uid plastic, using spin-on resist. The resist coat-
ing is uniform except at the wafer’s edge, where
surface tension causes beads, leading to thick-
ness variation. After exposure and resist, the
wafer is etched. Unevenness in etching power
and density cause depth variations. Doping
takes place after etching. The number of
dopant atoms has decreased with scaling and
is currently on the order of hundreds for the
effective channel. Uniformly depositing the
same small number of dopant atoms across bil-
lions of transistors on a die is impossible; thus,
dopant concentration is becoming an impor-
tant component of device variability.
Granularity. Die-to-die ﬂuctuations can stem
from lot-to-lot variations, wafer-to-wafer vari-
ations, or the type of within-wafer variations
that affect every element on a chip equally.3
These variations are due to differences in lot-
and wafer-scale processing characteristics such
as temperatures, fab equipment properties,
and wafer placement. In particular, within-
wafer die-to-die variations can arise from
oxide thickness ﬂuctuations. 
Within-die variations, on the other hand,
stem from variations that create nonuniform
design parameters (electrical characteristics)
across a single chip. These variations are the
result of within-wafer processing differences
such as resist thickness variation, stepper lens
focus aberrations, and uneven doping. 
Designers usually handle die-to-die variations
with circuit techniques, whereas within-die vari-
ations are more amenable to architectural
approaches. Therefore, in this article, we
emphasize within-die variation sources.
Manifestation. Systematic variations are repet-
itive, and designers and microarchitects can
characterize them, whereas random variations
vary independently from device to device and
are unpredictable. Because we can model sys-
tematic variations, they are amenable to elim-
ination. However, some systematic variations
are difficult to model, and designers treat
them as random. Resist thickness ﬂuctuation
and lens aberrations are systematic, whereas
dopant variations are random. Whether ran-
dom or systematic variations will dominate
systems in the future is open to debate.
Microarchitects can construct optimistic or
pessimistic scenarios, depending on the mag-
nitude of variations. Scenarios in which both
manifestations exist with equal intensity are
also possible. The literature provides point-
ers on how to construct a suitable model of
variations.3,6
Design impact. Each variation source increas-
es the variability of one or more key design
parameters, such as channel length (also called
the critical dimension), device and intercon-
nect width, and VTH. The major source of cir-
cuit performance variability is channel length
variability, which is due to both die-to-die
variations and within-die effects. Because
transistor VTH is a strong function of channel
length for short-channel devices, this channel
length variation affects both switching speed
and static leakage current. Channel length
variability results from wafer nonuniformity,
lens focus and aberration, or line edge rough-
ness. Device width variability is due to pol-
ishing or lithography issues such as poly and
diffusion rounding. Interconnect width vari-
ability is due to etching, polishing, or lithog-
raphy, and is important because it leads to
erosion, dishing, trench depth, or via height
variation. Causes of VTH variability are oxide




Aging. Most process effects, such as random
dopant ﬂuctuation and nonuniformity in etch-
ing and polishing, are static—they are deter-
mined by the fabrication process and don’t
change throughout the part’s lifetime. In con-
trast, some process variation is dynamic and
results in device performance changes as the
fabricated part ages. An example of dynamic
process variation for PMOS devices is the neg-
ative bias temperature instability effect, which
causes the VTH of PMOS transistors to gradu-
ally increase over time. The typical method of
handling dynamic variations is margining
processor voltage or frequency.
Circuit techniques
A useful technique for reducing the impact
of static process variations at the circuit level
is substrate or body biasing—applying a
nonzero voltage between a transistor’s body
and source.7 Depending on the voltage
applied, VTH either increases (reducing leak-
age) or decreases (increasing the processor’s
shipping frequency, fmax). The adaptive body
bias (ABB) technique compensates for the
effects of process variations on a part-by-part
basis after fabrication. Each die receives a
unique bias voltage that maximizes the die’s
frequency subject to the power constraints.5
Dies that are slow because of process varia-
tions can be forward-biased, increasing their
fmax, while dies with high leakage can be
reverse-biased to meet the power constraint.
Figure 2 shows native leakage versus fmax dis-
tribution for a set of dies in 150-nm CMOS
technology, as well as the distribution after
application of ABB. In this example, all dies
must meet a minimum frequency speciﬁcation
(shown as a normalized frequency of 1) as well
as a maximum leakage limit. The leakage limit
is a function of frequency; low-frequency dies
have less switching power and thus can tolerate
greater leakage for the same total power con-
straint. ABB reduces the sigma of the frequen-
cy variation by six times and moves 30 percent
of the dies into the highest frequency bin.
ABB is effective at compensating for die-to-
die variations, but we cannot handle within-die
variations using only a single bias value per die.
Instead, we can divide the die into multiple
regions, each of which can potentially receive a
different body bias voltage after fabrication. Fig-
ure 2 shows that this within-die ABB technique
further reduces frequency variation and moves
most of the dies into the highest-frequency bin.
It is also possible to use supply voltage to
reduce the impact of process variations.8 Both
switching and leakage power have a superlin-
ear dependence on supply voltage; therefore,
the appropriate VDD can modulate total power
and frequency. Figure 3 demonstrates the bin-
ning improvement possible with the adaptive
VDD technique: The number of dies in the top
two frequency bins improves by 45 percent
over the standard fixed-VDD case. Because
switching power and leakage power respond
differently to supply voltage and threshold
voltage, combining ABB and adaptive VDD is
the most beneﬁcial technique. As process vari-
ations increase, designers will likely include
additional circuit features that can be tuned
during the postsilicon phase to improve vari-
ation tolerance.
Microarchitectural techniques
Our previous research indicates that as the
























Figure 2. Leakage versus fmax distribution for dies without
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Figure 3. Binning improvement through adaptive VDD.
increases, variability increases and maximum
processor frequency suffers.3 This seems to
point to using fewer critical paths per stage and
deeper pipelining as the way to achieve process
variability tolerance. However, consider the
following: The impact of within-die random
variations (as opposed to systematic variations)
is increasing as technology scales. Moreover,
random variations become responsible for a
larger portion of fmax loss as the number of
pipeline stages increases (thus decreasing logic
levels per stage). These facts point toward a
microarchitecture with shorter pipelines for
variability tolerance. These apparently con-
tradictory conclusions underscore the need for
careful, variability-aware design.
Process variations become more prominent
for relatively large structures that occupy a
large portion of the die. One such structure is
obviously the cache. A recent example is the
24-Mbyte L3 cache in the Itanium 2 9000, a
dual-core Intel processor. Of the 1.72 billion
transistors in the design, 1.47 billion are
reserved for the L3 cache, which occupies
about 60 percent of the die area. To minimize
process variation effects (and clock-related
power consumption), the L3 cache has a self-
timed asynchronous design style.9 Asynchro-
nous design is challenging because few design
automation tools exist for it, and validating
the design is difﬁcult. This challenge is man-
ageable in the case of the Itanium 2, which is
a relatively simple in-order design. In gener-
al, however, the cost of asynchronous design
is high.
An alternative to asynchronous design for
handling process variation is provisioning for
nonuniform cache access times. The problem
is as follows: Because of process variation, each
cache block might return data in a different
number of cycles. In each manufactured
processor, the mapping of cache blocks to
access time is different because each proces-
sor has a different process variation map. To
measure process variations and get the map-
ping, current high-performance micro-
processors employ test circuits.10 This special
test circuitry records each cache block’s access
time, which is propagated to the microarchi-
tecture in the form of a table of cache blocks
and their access times. The microarchitecture
uses this information to map frequently used
cache lines to faster blocks.
Process variations in other processor blocks
can also cause different entries in structures
to have different operation latencies. For
example, process variations in instruction-
scheduling logic in contemporary micro-
processors can cause different entries to wake
up at different latencies. As a result of this phe-
nomenon, the overall issue queue latency (and
hence processor latency, if the instruction
wake-up and select logic is the major critical
path) is set to the selection latency of the issue
queue’s slowest entry. Similar operating fre-
quency limitations apply to other structures,
such as the register ﬁle, where the slowest reg-
ister entry’s access time limits the access time
of the entire register ﬁle and the processor.
Designers can transform latency limitations
due to random process variations into opti-
mization opportunities by exposing these vari-
ations to the processor microarchitecture.
Designing instruction-scheduling and regis-
ter-renaming logic that are aware of variable
component latencies is a way to leverage ran-
dom variations in processor components.11
Voltage variations
The demand for low power dissipation has
translated into supply voltage scaling. VDD is
speciﬁed at two levels: Maximum VDD is set
as a reliability limit for a process, and mini-
mum VDD is set for the target performance.
On the other hand, the variation of switching
activity across the die and diverse logic cause
uneven power dissipation. Voltage across an
inductor is proportional to inductance and
current change. This means that a big change
in the current drawn by the processor will
cause a voltage droop (ΔVDD) across the induc-
tance. Many factors affect inductance: traces
on the motherboard, package routing, and
chip pads. Packaging and platform technolo-
gies don’t follow the scaling trends of CMOS
processes, so voltage droops have become a
signiﬁcant percentage of VDD.
Differences in transistor leakage current
(due to process and temperature variations)
as well as differences in active current demand
across the die result in supply voltage varia-
tions. These voltage variations limit the
processor’s operating frequency and exacer-
bate temperature hot spots. For example, with
a 10 percent VDD variation, delay can vary as





Although adaptive VDD reduces the impact
of parameter variations and increases yield in
high-frequency bins, it does not solve the volt-
age droop problem. One well-known tech-
nique for reducing ΔVDD is to use on-die
decoupling capacitors to supply the need for
instantaneous charge.12 An appropriate num-
ber of decoupling capacitors can reduce ΔVDD
by 50 percent, albeit with a cost in silicon area.
Decoupling capacitors tend to increase gate
oxide area, thus increasing gate oxide leakage
in sub-90-nm technologies.
Microarchitectural techniques
One widely adopted technique for decreas-
ing power consumption is clock gating. How-
ever, aggressive clock gating introduces voltage
droop by generating large currents that can be
a signiﬁcant portion of the noise margin. This
increases the required guardbanding. A pos-
sible solution is to gradually activate and deac-
tivate gated blocks to limit voltage droop.13
Temperature variations
According to the 2004 ITRS, “A key form
of dynamic variability is due to thermal effects
during operation; this variation is on the time
scale of billions of clock cycles and can strong-
ly affect timing and noise phenomena.” Heat
management plays a vital role in the process of
designing most electrical devices. Elevated chip
operating temperatures impose constraints on
the circuit’s performance in several ways. Chip
operating temperature has a direct impact on
maximum reliable frequency and thus the IC’s
overall performance. Furthermore, higher oper-
ating temperatures restrict the permissible oper-
ating voltage and ambient temperature in the
chip’s environment.
Both spatial and temporal temperature vari-
ations affect a microprocessor’s operation.
Spatial variations occur when there is a tem-
perature hot spot around a highly active unit
(for example, a ﬂoating-point unit) adjacent
to a region of relatively low temperature (for
example, a cache). This temperature variation
causes differences in transistor performance
and leakage across the die and can also lead to
functionality and reliability problems.
Temperature variations also occur with time,
as the processor switches between idle and
active periods. As the die’s temperature rises
and falls as a function of the computing work-
load, power consumption and transistor per-
formance change as well. A processor’s cooling
system is targeted to support a peak tempera-
ture, even though the processor spends most of
the time running at far lower temperatures.
Therefore, when the temperature is lower, the
processor is running suboptimally.
Circuit techniques
Circuit designers attempt to mitigate hot
spots by using low-threshold devices only
where necessary, and limiting total switching
capacitance by downsizing devices and inter-
connects. Chip designers have also relied on
scaling down supply voltage to reduce power
consumption. To counteract the negative
effect of a lower VDD on gate delay, they also
scale down threshold voltage. However, low-
ering VTH has a significant effect on leakage
current. As leakage current increases, the die’s
temperature increases, further increasing leak-
age current. Therefore, there is a limit to how
far threshold voltage can be scaled down.
Recently, researchers have proposed using
low-temperature operation to optimize
power-frequency trade-offs.14 Devices achieve
low-temperature operation through refriger-
ation. (Refrigeration decreases the average
temperature, making temperature variations
a non-issue.) Researchers have tested refriger-
ation with different supply voltage selection,
body bias, transistor sizing, and shorter chan-
nel length values in order to study the inter-
action between refrigeration with various
circuit design parameters. When leakage
power is substantial, refrigeration combined
with a shorter channel length provides the best
power-frequency trade-off.
Microarchitectural techniques
The most common temperature control
technique, implemented in several commer-
cial processors, is throttling.15 This technique
decreases operating frequency when tempera-
ture exceeds a certain limit. Then, VDD decreas-
es, reducing power consumption and
temperature. Once the processor cools, the
process reverses. Voltage and frequency con-
trol can be implemented as an on-die micro-
controller—effectively a separate simple
core—as in the Itanium 2.16 This microcon-
troller has DSP-like capabilities, with embed-
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ded ﬁrmware responsible for temperature con-
trol. The microcontroller reads the tempera-
ture from four on-die thermal sensors (two
sensors located on each core’s ﬂoating-point
and integer units) to detect localized hot spots
caused by unbalanced core workloads. Using
those readings, the ﬁrmware implements a dig-
ital control system that maintains junction
temperature below 90°C through closed-loop
power control and a digital inﬁnite impulse
response (IIR) ﬁlter for system stability.
Usually, monolithic microarchitectures suf-
fer from chronic power density and heat prob-
lems. In comparison, clustered architectures
offer more possibilities to mitigate tempera-
ture-related variability, for two reasons: First,
decoupling resources decreases power density
and temperature. Second, some of the split
resources can be clock- or VDD-gated. Chap-
arro et al. applied these observations to the
front end of a cluster.17 Applying the first
observation, they split front-end structures
such as the rename table and the reorder
buffer. In comparison with a unified front
end, splitting reduced the peak temperature
of both structures with minimal slowdown.
Applying the second observation, the
researchers split the trace cache into two banks
and then applied bank hopping, thus reduc-
ing average and peak trace cache temperatures.
Input variations
For synchronous systems, designers must
know the maximum time it takes for the sys-
tem to compute a function—also known as
the worst-case delay. A circuit’s depth, along
with gate delays, determines its worst-case
delay. A unit’s actual delay depends on its
inputs. Usually, a circuit ﬁnishes a computa-
tion before the worst-case delay elapses.18 For
instance, the difference in lengths of the eval-
uation paths present in an ALU to calculate
carry chains causes a large difference between
average and worst cases. Nevertheless, circuits
are designed to operate correctly in worst-case
conditions.
Circuit techniques
To handle input variations, Lu proposes
using extra hardware that mimics a logic func-
tion.19 The extra hardware provides correct
outputs with a typical delay for a subset of
inputs and raises a ﬂag when the output is not
correct.19 This solution has a signiﬁcant area
penalty because both correct and approximate
functions must be implemented on the die,
and extra logic for error detection is also nec-
essary. Suzuki, Jeong, and Roy use input vari-
ability to save power in a carry-select adder by
exploiting delay differences according to input
patterns.20 Depending on the carry propaga-
tion length, this technique lowers supply volt-
age appropriately to ﬁnish the addition in the
worst-case delay. Abdollahi, Fallah, and
Pedram propose an approach that leverages
the strong correlation between gate leakage
current and input combinations by using the
standby signal to shift in an input combina-
tion that minimizes leakage.21
Microarchitectural techniques
Some processor blocks’ delays are especial-
ly sensitive to input values. For example, in
the ALU, the adders’ and the shifter’s delays
are expressed in terms of their input. The
delay of a carry-propagate adder is on the
order N, and that of a carry-lookahead adder
is log(N), where N is the number of bits
required for the addition. The adder critical
path depends on the carry propagation; for
most operations, the carry propagation chain
is much shorter than the worst case. On the
basis of this fact, Lu has proposed using fast
adders with shorter carry propagation
chains.19 The Pentium 4 also utilizes the
adder’s delay dependence on input size by
using two staggered 16-bit adders instead of
slower, full 32-bit adders.22 The 16-bit adders
are clocked faster, thus feeding the low 16 bits
of a dependent operation at the next fast clock
cycle, while the other adder processes the
higher-order 16 bits. For 32-bit additions that
can be convoyed after each other, and addi-
tions that have operands of 16 bits or less, the
effective addition latency is 1 fast clock cycle.
The shifter’s delay also depends on data
width. Frequently, effective shifting is restrict-
ed to a few bits. The Pentium 4 uses this prop-
erty for a fast shifter (operating at twice the
frequency) that operates on the operand’s 8
low-order bits. The regular shifts occur on the
slow port ALU and have a longer latency.23
Combined microarchitectural techniques
Several microarchitecture approaches




mistic timing. The Razor processor saves
power by eliminating voltage-related safety
margins and introducing shadow ﬂip-ﬂops.24
The shadow latches use a delayed clocking
scheme to recover from timing errors intro-
duced by the margin elimination. Another
approach, timing-error avoidance (TEAtime),
duplicates the critical paths and some of the
safety margin delay.25 This duplicated block
becomes the feedback path in the frequency
control system; the design then adapts to
dynamic variability sources such as tempera-
ture by tracking ﬂuctuations and changing fre-
quency accordingly. Both the Razor and the
TEAtime microarchitectures introduce extra
hardware to detect possible errors; if a delay
is longer than expected, the processor detects
or corrects the error. However, errors can be
expensive, so if the error rate is larger than a
threshold, the processor can decrease clock
frequency to maximize performance.
Marculescu and Talpes make the case that
microarchitectures differ in their ability to
mitigate variability.26 They have developed a
microarchitectural statistical-variability model
based on the work of Bowman, Duvall, and
Meindl,3 with the number of critical paths
proportional to the microarchitectural blocks’
total device count. Using this model, they
show that a clustered, globally asynchronous,
locally synchronous (GALS) microarchitec-
ture is better in terms of variability than a
monolithic synchronous microarchitecture.
The intuition behind this conclusion is that
clustered architectures have, overall, a small-
er number of critical paths per clock domain
(the classical monolithic architecture has only
one domain) and therefore can be clocked
faster. The net result is a performance gain if
the increase in clock frequencies can offset the
intercluster clock synchronization penalties.
Process and environmental variability willincrease. Computer architects are already
starting to develop techniques to mitigate or tol-
erate variability. To test those techniques and
ideas, we must take an approach similar to that
used to tackle the “power-wall” problem: We
need to accurately model variability and incor-
porate variability as a design parameter at the
architectural level. This implies that the vari-
ability models developed must be easily plugged
into architectural simulators. MICRO
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